This course was created with the
course builder. Create your online course today.
Start now
Create your course
with
Autoplay
Autocomplete
Previous Lesson
Complete and Continue
SOC Verification Using System Verilog
Welcome to Course - Introduction
Introduction and Overview (4:15)
Introducing Yourself
Introduction to SOC and VLSI Design Flows (5:00)
Course Resources (18:39)
Quiz 1 : Test your Awareness
Verification Basics and Concepts
Verification - What , Why and How ? (7:23)
Verification - Planning, Approaches, Metrics (9:17)
Verification Methodologies - Simulation , Formal and Assertions (13:57)
Directed Vs Constrained Random Verification and Coverage (12:59)
Other Trends - HW+SW Verification and Emulation (8:14)
Quiz 2: Test your Verification Concepts
Exercise 1: Case Study with a Design to be verified (9:08)
Introduction to System Verilog Language
History and Overview of System Verilog (6:20)
Language Constructs: DataTypes And Operators (10:41)
Language Constructs: Loops and Flow control (6:59)
System Verilog Tasks and Functions (5:06)
Quiz 3 : Test your SystemVerilog Basics
SV Arrays and Queues (13:53)
Exercise 2: Coding of a design to be verified (18:39)
Basic System Verilog Test bench Constructs
Interfaces (8:40)
Clocking Blocks (5:26)
Program Blocks (6:16)
Direct Programming Inteface (DPI) (18:39)
Quiz 4: Test your SV TB Basics
Exercise 3 : Coding Interfaces and Clocking Blocks (18:39)
System Verilog - OOP Concepts and Randomization
Basic OOP Concepts (7:34)
System Verilog Classes Explained (15:01)
Virtual Interfaces (7:35)
Random Constraints and Usages - Part 1 (9:42)
Random Constraints : Part 2 (8:00)
Quiz 5: Test your basics on System Verilog Classes
Exercise 4: Building Class based Testbench components (18:39)
Threads and Inter Process Communication
Process and Threads in System Verilog (6:22)
System Verilog Mailboxes (6:50)
Synchronization - Events and Semaphore (8:45)
Exercise 5: Connecting all TB components using Mailboxes (18:39)
Exercise 6: Build Top TB and compile etc (18:39)
Quiz 6: Test your Advanced System Verilog Knowledge
Introduction to Verification Methodologies
Standard Verification Methodologies - Need and Evolution (8:17)
Introduction to concepts - OVM and UVM (6:15)
Course Wrap up and Summary
Summary, Learnings and Future Topics (4:50)
Course Improvement Survey
Final Quiz
Course Resources
Lesson content locked
If you're already enrolled,
you'll need to login
.
Enroll in Course to Unlock